Abstract-This work presents a SAR ADC using single-capacitor pulse width to analog converter based DAC. In the proposed scheme, the single-capacitor DAC is realized by partially charging or discharging the sampling capacitor with a DC reference current. The charge and discharge time is determined by the pulse width of the control signal. As a result, a SAR ADC can be realized by using a single-capacitor, current source, current mirror, comparator, and control logic, which can significantly reduce the circuit area and simplifies the switch control scheme compared to conventional SAR ADCs using capacitor DACs. A 6-bit SAR ADC is designed using CMOS 0.35µm technology where the operation is verified through circuit level simulations.
I. INTRODUCTION
The successive approximation resister (SAR) based ADCs have been the most widely used component for various multipurpose features for portable electronic devices [1] - [3] . However, nowadays, the applications are extending to low bandwidth bio-medical and sensor interfaces that require medium resolution with low power and small chip size. In addition, due to new architectures such as the interpolative 2-bit/cycle, SAR ADCs are becoming alternative solutions for flash ADCs used in high bandwidth communication areas which require sampling rate up to the 500MHz range and beyond. [4] , [5] . Although SAR ADCs are area and power efficient compared to other ADC architectures, the chip size and power significantly increases with the resolution [6] . Furthermore, for conventional SAR ADCs using capacitor DACs, the capacitor area is still a burden for the design, which also leads to high power consumption, even though capacitor splitting [7] or charge sharing [8] scheme is employed. Therefore, to accommodate the new applications, an energy efficient SAR ADC architecture with small chip size and low power consumption is highly demanding.
In this paper, a SAR ADC using single-capacitor pulse width to analog converter based DAC is proposed. The singlecapacitor DAC is realized by partially charging or discharging the sampling capacitor with a DC reference current, which will lead to significant capacitor area reduction. As a result, this approach can be a good solution for low speed applications where the area and power are the main design constraints. The basic concept of the single-capacitor DAC and the proposed SAR ADC architecture is described in section II. In section III, circuit implementation issues are addressed, and simulation results are shown in section IV. The conclusion is given in section V.
II. PROPOSED SAR ADC

A. Basic Concept
The single-capacitor pulse width to analog converter based DAC consists of a DC reference current, switch, and sampling capacitor. Fig. 1 shows the basic concept of the DAC which performs the charge and discharge operation. The capacitor is assumed to be pre-charged with voltage V P , where T C and T D indicate the charge and discharge period, respectively. As a result, the voltage across the capacitor for the charge and discharge case are given as As shown from eq. (1) and (2), the voltage across the capacitor can be arbitrary changed by controlling the charge or discharge period. Furthermore, the charge operation adds a voltage to V P whereas the discharge operation subtracts a voltage from V P . Therefore, this simple circuit can be used as a DAC for SAR ADCs by combining the charge and discharge operation.
B. SAR ADC Architecture
Fig . 2 shows the proposed SAR ADC architecture which includes the input sampling block, DAC, comparator, and control logic which generates the digital output bits and the switch control signals. The operation of an N-bit SAR ADC consists of total (N+2) cycles, where the final cycle is for ADC output latch. Fig. 3 shows the SAR ADC flow graph. In the 1st-cycle, the input signal V IN is sampled, and the capacitor is pre-charged. The remaining N cycles perform the bit cycling where the digital output is generated in each cycle. During bit cycling, in addition to generating the digital output bits, the capacitor will be charged or discharged with a certain amount of voltage which will be added to or subtracted from the precharged voltage. At the same time, the capacitor voltage V CAP will be compared with a threshold level V CM to determine the digital output bit. However, during the 2nd-cycle (1st-bit cycling), it is not required to charge or discharge the capacitor -only V CAP is compared with V CM to generate the digital output which is the MSB bit. In addition, for each bit cycling (excluding the 1st), the charge or discharge operation is determined by the digital output bit of the previous cycle. That is, if the previous cycle output is high which means the capacitor pre-charge voltage V CAP is less than the V CM , charging operation is performed, and vice versa.
For the proposed 6-bit SAR ADC, the full scale input range V FS was set to 2V (0.65V ~ 2.65V) with common mode voltage V CM of 1.65V. Furthermore, the partial charge or discharge voltage corresponding to the switch control signal pulse width T W can be obtained by 
As a result, by using a 1.6pF capacitor with I REF of 4uA, ΔV CAP ( = ±V FS / 2 N-i ) for each cycle corresponding to T W is shown in TABLE I. The maximum and minimum control pulse width was set to 200ns and 12.5ns, respectively. Considering the maximum control pulse width, the period of each conversion cycle was set to 250ns, which gives enough time to generate the digital output bits. This leads to an ADC conversion rate of 500kS/sec. 
III. CIRCUIT IMPLEMENTATION
The proposed SAR ADC was designed using CMOS 0.35µm with supply voltage of 3.3V. Fig. 4 shows the transistor level circuit of the analog portion which includes the reference current generator, charge/discharge current source, input sampling block, and comparator. respectively. This makes a 4uA current which is copied by current mirrors M 2 -M 3 and M 2 -M 5 to charge and discharge the capacitor C. In addition, both PMOS and NMOS current mirrors used minimum width, long channel devices to improve current matching and minimize the current variation with V CAP level change. The charge operation is enabled by switch S 1 whereas the discharge operation is enabled by switch S 2 . Switches S 1b and S 2b simply use the inverted version of the control signals for S 1 and S 2 . This switching scheme which directly controls the current mirror transistors was employed to reduce the switch channel charge injection, instead of placing the switch at the top plate of C. For better performance, CMOS transmission gate were used for switches S 1 and S 2 . Switches S 1b and S 2b are simply realized with minimum sized PMOS transistors.
The input sampling switch S 3 and S 4 are only on for the 1st conversion cycle (input sampling). The input signal V IN is applied to the bottom plate of the capacitor, where C is prechange relative to V CM . In addition, switch S 5 is always on except for the input sampling cycle, which connects the bottom plate of C to V CM . For the remaining cycles, excluding cycle-2, C is either charge or discharged depending on the digital output bit of the previous cycle. In case the previous cycle output bit is H, C will be charged, since V CAP < V CM (according to the flow graph, Fig. 3) . Similarly, C will be discharged in case the previous cycle output bit is L, since V CAP > V CM . TABLE II shows the summary of the switch status during each conversion cycle. Noticing N is the ADC resolution with output bits of D N-1 ~ D 0 , cycle-1 performs input sampling, cycles-2 to (N+1) are for bit cycling, and cycle-(N+2) is the extra cycle for ADC output latch. 
IV. SIMULATION RESULTS
The operation of the 6-bit SAR ADC is verified through circuit level simulations. In addition, it is shown that V CAP changes proportional to the switch control signal pulse width which reduces to half for each cycle. This will lead to a digital output of 111111 which is latched at the 8th cycle. On the other hand, for V IN = 0.65V, only switch S 2 is on, and C is discharge for each cycle. As a result, V CAP level decreases proportional to the switch S 2 control signal pulse width. This will lead to a digital output of 000000.
The mismatch between the capacitor charge and discharge current can degrade the performance of the proposed ADC, since it causes un-even V CAP levels for the same switch control pulse width. Fig. 6 and 7 show the DNL and INL plot with 5% charge and discharge current mismatch. The DNL and INL plots were obtained by applying a slow ramp input to the ADC. The maximum DNL and INL values with 5% current mismatch are 0.42-LSB and 0.32-LSB, respectively. The core ADC power consumption was 22.6µW, since the current flow across the capacitor is present only during the charging or discharging period.
V. CONCLUSIONS
In this paper, a SAR ADC using single-capacitor pulse width to analog converter based DAC is proposed. With this approach, a SAR ADC can be realized by using a singlecapacitor, current source, current mirror, comparator, and control logic which can significantly reduce the circuit area and simplifies the switch control scheme compared to conventional SAR ADCs using capacitor DACs. Although the feasibility of a 6-bit ADC is shown in the work, the resolution can be further increased by adding more conversion cycles which require additional switch control signals with different pulse widths. In addition, a current mismatch calibration scheme can be considered for high resolution ADCs.
